#### CSCI 210: Computer Architecture Lecture 20: Clocks, Latches and Flip-Flops

Stephen Checkoway Oberlin College Apr. 13, 2022 Slides from Cynthia Taylor

#### Announcements


• Problem Set 6 due Friday

• Lab 5 due a week from Sunday


• Office Hours Friday 13:30–14:30

# S-R Latch


- Set:  $Q_t = 1$   $\overline{Q}_t = 0$
- Reset:  $Q_t = 0$   $\overline{Q}_t = 1$
- Otherwise:  $Q_t = Q_{t-1}$   $\overline{Q}_t = \overline{Q}_{t-1}$




#### We can also build S-R latches out of NAND gates




#### The logic is inverted: set and reset are 0-triggered



#### The logic is inverted: set and reset are 0-triggered



#### S = 0, R = 0 is the invalid combination



# When S and R are released (brought to 1) simultaneously, it's astable

DS7034	00.01.01.07.01 DS7A212	600105 Build : Wed Nov	vember 17 23:32:37 2021	
RIG	OL STOP H 50.0m	IS 2.5GSa/s 1.25kpts Mea	sure STOP/RUN D 0.005	5 T 🗲 🛛 2.00V A
-				
1 (agint again 17)	┑┱╗╼╍╼╘╍╝╗╣┝┿┿┲═┲┝┙┲╝╌╣╍╝╴╝╗╍┙┍╖╏╣╌╍╸┥╝╌╡╝╴╍╺╝╸╍╣┥╍═┍╺┻╱╸┥╽╍	anterna and an and an and an and an and an	<sup>↓</sup>	ήμμ <sup>τα</sup> μάλθμάξη (που μαγάμδα της ματά τη αγάμβα της γραφηρικής της της της της της της της της της τη
			A manager	ᡧᢧᡪᢤᢁᡶ <sub>ᠣ</sub> ᢧ᠁᠆ᡁ᠆ᡆᢩᡂᢁᡇᡗᠶᢞᡆᢧᡧᠶᢤᠬᢤᠻᡪᡃᡳᢥᡇᡧᡊᡇᡇᡀᡒᡧᢁᡗᢌᢩᡘᡘ᠋ᢩᡘᢁᡀᡘᢁᡍᢏᠰᢛᢚᢩᡡᢛᡆᡁᡮᢛ᠋ᡗᢪᠮᡣᢞ᠆ᠬᢞ᠆ᡘᢇᡇᡘ
	ไฟฟูฟ สุดสารสร้างกับสำนักสารสร้างสุดที่สารสรุญการผู้ปัญญาสา <sub>น</sub> และปฏิบัญญาที่มีการสร้างสร้างสร้างสร้างสร้างสร้างสร้	<u>ਜ਼ੑੑੑੑੑ੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶੶</u> ੑੑਖ਼੶੶੶੶੶੶੶੶		
- International	ومعاريق مراجع مرور معارض المعاريق المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع الم	ant of an angles of the second se	M H	
-				
-			A. A. A. A.	ĊŶŦŔġġĸĸĬſŦĊŔġĸġŔĸĸĊŦĊŶŖŊĸĸĊŊĸĊġĸĬĸĸĬĸĬĸŦĔĊĸĸġĬĊĬĊĿĸĸĸĬŔĸĸĬĸĬĬĬĬĊĸŢġĊĬŎŢĊĬĸĹĸĬġĊĸĸţŔĬ
-				
			V V	
	1 = 5.00V +10.0V 2 = 5.00V 0	<b>3</b> - 5.00V .00V <b>3</b> -10.0V	4 -18.6V	ᢤ ≪23:32

# 

- Oscillates between 1 and 0 with a fixed period
  - 0 to 1 transition is a **rising edge**
  - 1 to 0 transition is a **falling edge**
  - Time between two rising (or falling) edges is one **period** or **cycle**
- Used to control when values change

#### **Clocked S-R Latch**






Figure 3-23. A clocked SR latch.

• Only changes state when the clock is asserted




D. None of the above


## **Clocked D-Latch**



- S-R latch, but now there is a single input, D, ANDed with the clock (labeled C rather than the more normal clk)
- Now impossible to have both inputs set to 1

## Which Column Completes the Truth Table?







Α	E	3	C	D
1	1	L	0	1
1	C	)	1	Q <sub>prev</sub>

E. None of the above

## Which Column Completes the Truth Table?






Α	В	С	D
0	1	1	Q <sub>prev</sub>
0	0	Q <sub>prev</sub>	Q <sub>prev</sub>

E. None of the above


### **Clocked D-Latch**




• Latch is "open" when clock is asserted (asserted = logical 1)


Q = value of D when the latch is open
Q = most recently set value when the latch is closed

Clocked D-Latch; note output takes a little time to change after the clock goes high






# D Flip-Flop



• Two D-Latches, with the clock negated to the second latch

#### The value of (the right-most) Q can change





- C. When the clock changes from 1 to 0.
- D. When the clock changes from 0 to 1.
- E. None of the above

Α.

Β.

#### D-flip-flop: Falling Edge Trigger






• All changes to state happen at one point in the clock cycle (either rising edge, or falling edge).

 (This is an unusual clock with a 75% duty cycle—it's on 75% of the time—most clocks have a 50% duty cycle)

#### Memory




• Can save the results of combinational logic (think the ALU)


• Registers are (multi-bit) flip-flops!

## Registers

• Each 32-bit register will consist of 32 1-bit D flip-flops




# **Register File**




- Set of registers that can be written/read by supplying a register number
- MIPS has a register file with thirty-two 32-bit registers

#### **Read Function**



#### Write Function



\*The image is not quite correct. It should be a lg n to n decoder

In MIPS, we have 32 registers so we need a 5to-32 decoder, not a 32to-4294967296 decoder!

# What will happen if we read and write to a register in the same clock cycle?

A. The read will get the original value

B. The read will get the just written value

C. It is ambiguous

D. None of the above

# Reading

• Next lecture: Floating Point

-4.4

• Problem Set 6 due Friday